A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
نویسندگان
چکیده
This paper presents a novel low-power 6-bit ADC architecture for Bluetooth transceivers. It utilizes sequentially staged 3-bit integrating converters with interleaved sample and hold circuits. The characteristics of this architecture as well as areas that could lead to even more efficient devices are discussed. The device consumes 5.88mA of current, 14.7mW of power at a sampling rate of 50 MSamples/s, INL and DNL of 0.3 and 0.5LSB, SNR of 36.6dB, THD of 43.75dB, and SFDR of 47.98dB. Our architecture represents a 3.8 times improvement in power consumption or the sampling rate with higher precision compared to previously reported 6-bit implementations. An experimental prototype was simulated in 0.25μm CMOS, with a supply voltage of 2.5 volts.
منابع مشابه
Designing an Integrated All-Optical Analog to Digital Converter
We present the procedure for designing a high speed and low power all-optical analog to digital converter (AO-ADC), by integrating InGaAsP semiconductor optical amplifier (SOA) with InP based photonic crystal (PhC) drop filters. The self-phase modulation in the SOA can shift the frequency of the Gaussian input pulse. The two output PhC based drop filters are designed to appropriately code the f...
متن کاملLow Power, 3-bit CMOS Pipeline ADC with Reduced Complexity Flash Architecture
A 3-bit, 2-V pipeline analog-to-digital converter has been designed using a modified flash architecture. The developed circuit blocks of the modified flash analog-todigital converter, operating at 135MHz, are a fully differential comparator, a digital-to-analog converter and a sample-and-hold amplifier. The design technique of the N-bit modified flash ADC requires only 2 1) comparators as compa...
متن کاملA low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications
A successive approximation register (SAR) analog-todigital converter (ADC) with an integrating resolution booster (IRB) is proposed and experimentally verified to provide the capability of dual-mode operation, that is, low-power and high-resolution modes. This dual-mode architecture corresponds to a kind of hybrid ADC architecture, combining a low-power SAR ADC and a high-resolution integrating...
متن کاملDesign Considerations for High-Speed Low-Power Low-Voltage CMOS Analog-to-Digital Converters
This paper describes architecture and circuit approaches for the design of high-speed, low-power, pipelined analog-to-digital converters in CMOS. The role of pipeline architectures in high-speed conversion is first discussed. Then a number of design issues related to power optimization in pipeline A/D converters are discussed, including power minimization in switched capacitor gain blocks opera...
متن کاملA 9-Bit, 200MS/s Low Power CMOS Pipeline ADC
This paper describes 9-bit, 200MS/s Pipeline analog to digital converter implemented in 0.18μm CMOS process consuming 48.97mW power from 1.8v supply. To improve the linearity of pipeline ADC is designed which has three stages, 3-bit/stage architecture. Operational transcconductance amplifier is adopted in all pipeline stage to give good power efficiency. The converter is optimized for low volta...
متن کامل